

IE00/00083



REC'D 03 AUG 2000

W.F.O.

PCT

04/1

1732

Patents Office  
Government Buildings  
Hebron Road  
Kilkenny

## PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

**DDIADITY**

I HEREBY CERTIFY that annexed hereto is a true copy of  
documents filed in connection with the following patent  
application:

Application No. S990535

Date of Filing 28 June 1999

Applicant UNIVERSITY COLLEGE DUBLIN, National  
University of Ireland Dublin, Belfield, Dublin 4,  
Ireland.

Dated this 19 day of July, 2000.



An officer authorised by the  
Controller of Patents, Designs and Trademarks.

99/0535  
190535

The Applicant(s) named herein hereby request(s)  
[ ] the grant of a patent under Part II of the Act  
[ X ] the grant of a short-term patent under Part III of the Act  
on the basis of the information furnished hereunder.

1. Applicant(s)

UNIVERSITY COLLEGE DUBLIN  
National University of Ireland Dublin  
Belfield  
Dublin 4  
Ireland

2. Title of Invention  
A logic simulation system

3. Declaration of Priority on basis of previously filed application(s) for same invention. (Sections 25 & 26)

<u>Previous Filing</u>	<u>Country in or for</u>	<u>Filing No.</u>
<u>Date</u>	<u>which filed</u>	

4. Identification of Inventor(s)

Name(s) and addresse(s) of person(s) believed  
by the Applicant(s) to be the inventor(s)  
Damian Dalton  
an Irish citizen of 56 Clonlea, Ballinteer, Dublin 16, Ireland.

5. Statement of request to be granted a patent (Section 17(2) (b))

6. Items accompanying this Request

- (i) [ X ] prescribed filing fee (IRP 50)
- (ii) [ ] specification containing a description and claims  
[ X ] specification containing a description only
- [ X ] Drawings referred to in description or claims
- (iii) [ ] An abstract
- (iv) [ ] Copy of previous application(s) whose priority is claimed
- (v) [ ] Translation of previous application whose priority is claimed
- (vi) [ X ] Authorisation of Agent (this may be given at 8 below if this Request is signed by the Applicant(s))

7. Divisional Application(s)

The following information is applicable to the present application which is made under Section 24 -

Earlier Application No.  
Filing Date:

8. Agent

The following is authorised to act as agent in all proceedings connected with the obtaining of a patent to which this request relates and in relation to any patent granted -

Name & Address

Cruickshank & Co. at their address recorded for the time being in the Register of Patent Agents is hereby appointed Agents and address for service, presently 1 Holles Street, Dublin 2.

9. Address for service (if different from that at 8)


Signed Cruickshank & Co.

By:-

Executive.

Agents for the Applicant

Date June 28, 1999.



## "A Logic Simulation System"

### Introduction

- 5     The present invention relates to a logic simulator and in particular to a method and apparatus of improving the efficiency of logic simulations.

10     Logic simulation plays an important role in the design and validation of VLSI circuits. As circuits increase in size and complexity, there is an ever demanding requirement to accelerate the processing speed of this design tool. Parallel processing has been perceived in industry as the best method to achieve this goal and numerous parallel processing systems have been developed. Unfortunately, large speedup figures have eluded these approaches. Higher speedup figures have been achieved, but only by compromising the accuracy of the gate delay model employed in these systems. A large communication overhead due to basic passing of values between processors, elaborate measures to avoid or recover from deadlock and load balancing techniques, is the principal barrier.

20     The ever-expanding size of VLSI (Very Large Scale Integration) circuits has further emphasised the need for a fast and accurate means of simulating digital circuits. A compromise between model accuracy and computational feasibility is found in **Logic Simulation**. In this simulation paradigm, signal values are discrete and may acquire in the simplest case logic values 0 and 1. More complex transient state signal values are modelled using up to 9-state logic. Logic gates can be modelled as ideal components with zero switching time or more realistically as electronic components with finite delay and switching characteristics such as inertial, pure or ambiguous delays.

25     Due to the enormity of the computational effort for large circuits, the application of parallel processing to this problem has been explored. Unfortunately, large speedup performance for most systems and approaches have been elusive.

30     Sequential (uni-processor) logic simulation can be divided into two broad categories *Compiled code* and *Event-driven* simulation (Breur et al: Diagnosis and

990539

Reliable Design of Digital Systems. Computer-Science Press, New York (1976)).

These techniques can be employed in a parallel environment by partitioning the circuit amongst processors. In compiled code simulation, all gates are evaluated at

5 unit or zero delay models can be employed. Sequential circuits also pose difficulties for this type of simulation. A compiled code mechanism has been applied to several generations of specialised parallel hardware accelerators designed by IBM, the Logic Simulation Machine LSM (Howard et al: Introduction to the IBM Los Gatos Simulation Machine. Proc IEEE Int. Conf. Computer Design: VLSI in Computers. (Oct 1983) 580-583), the Yorktown Simulation Engine (Pfister: The Yorktown Simulation Engine. Introduction 19<sup>th</sup> ACM/IEEE Design Automation Conf, (June 1982), 51-54) and the Engineering Verification Engine EVE (Dunn: IBM's Engineering Design System Support for VLSI Design and Verification. IEEE Design and Test Computers, (February 1984) 30-40 and 15 performance figures as high as 2.2 billion gate evaluations/sec reported. Agrawal et al: Logic Simulation and Parallel Processing Intl Conf on Computer Aided Design (1990), have analysed the activity of several circuits and their results have indicated that at any time instant circuit activity (i.e. gates whose outputs are in transition) is typically in the range 1% to 0.1%. Therefore , the *Effective* number of 20 gate evaluations of these engines is likely to be smaller by a factor of a hundred or more. Speedup values ranging from 6 to 13 for various compiled coded benchmark circuits have been observed on the Shared memory MIMD Encore Multimax multiprocessor by Soule and Blank: Parallel Logic Simulation on General purpose machines. Proc Design Automation Conf, (June 1988), 166-171. A SIMD 25 (array) version was investigated by Kravitz (Mueller-Thuns et al: Benchmarking Parallel Processing Platforms: An Application Perspective. IEEE Trans on Parallel and Distributed systems, 4 No. 8 (Aug 1993) with similar results.

30 The intrinsic unit delay model of compiled code simulators is overly simplistic for many applications.

Some delay model limitations of compiled code simulation have been eliminated in parallel *Event-driven* techniques. These parallel algorithms are largely composed of two phases; a *Gate evaluation phase* and an *Event-scheduling phase*. The gate

evaluation phase identifies gates that are changing and the scheduling phase puts the gates affected by these changes (the fan-out gates) into a time-ordered linked schedule list, determined by the current time and the delays of the active gates. Soule

and Blank: Parallel Logic Simulation on General purpose machines. Proc Design  
5 Automation Conf, (June 1988), 166-171 and Mueller-Thuns et al: Benchmarking  
Parallel Processing Platforms: An Application Perspective. IEEE Trans on Parallel and  
Distributed systems, 4 No 8 (Aug 1993) have investigated both Shared and Distributed  
memory *Synchronous* event MIMD architectures. Again, overall performance has been  
10 disappointing the results of several benchmarks executed on an 8-processor Encore  
Multimax and an 8-processor iPSC-Hypercube only gave speedup values ranging  
from 3 to 5.

*Asynchronous* event simulation permits limited processor autonomy. Causality  
constraints require occasional synchronisation between processors and rolling back of  
15 events. Deadlock between processors must be resolved. Chandy, Misra:  
Asynchronous Distributed Simulation via Sequence of parallel Computations. Comm  
ACM 24(ii) (April 1981), 198-206 and Bryant: Simulation of Packet Communications  
Architecture Computer Systems. Tech report MIT-LCS-TR-188. MIT Cambridge  
(1977) have developed deadlock avoidance algorithms, while Briner: Parallel Mixed  
20 Level Simulation of Digital Circuits Virtual Time. Ph.D. thesis. Dept of El.Eng, Duke  
University, (1990) and Jefferson: Virtual time. ACM Trans Programming languages  
systems, (July 1985) 404-425 have explored algorithms based on deadlock recovery.  
The best speedup performance figures for Shared and Distributed memory  
asynchronous MIMD systems were 8.5 for a 14-processor system and 20 for a 32-  
25 processor BBN system.

Optimising strategies such as load balancing, circuit partitioning and distributed  
queues are necessary to realise the best speedup figures. Unfortunately, these  
mechanisms themselves contribute large *Overhead communication costs* for even  
30 modest sized parallel systems. Furthermore, the gate evaluation process despite  
its small granularity, incurs between 10 to 250 machine cycles per gate evaluation.

The present invention overcomes the problems inherent in logic simulators by  
implementing an Associative memory architecture which comprises an Associated

Parallel Processor for Logic Event Simulation, hereinafter referred to in this specification as APPLES, which is specifically designed for parallel discrete event logic simulation. ~~APPLES performs gate evaluations in memory and replaces~~ interprocessor communication with a scan technique. Furthermore, the scan mechanism is well disposed to parallelisation and a wide range of delay models is feasible. The invention has been implemented as a Verilog model but is not limited to such.

#### Detailed Description of the Invention

10 According to the present invention, the essential elemental tasks for parallel logic simulation are:

1. Gate evaluation.
- 15 2. Delay model implementation.
3. Updating fan-out gates.

20 The design framework for a specific parallel logic simulation architecture, the essential elemental simulation operations are identified that can be performed in parallel and minimising the tasks that support these operations and which are totally intrinsic to the parallel system.

25 Activities such as event scheduling and load balancing are perceived as implementation issues which need not be incorporated necessarily into a new design. An important additional critique was that the design must execute directly in hardware as many parallel tasks as possible, as fast as possible but without limiting the type of delay model.

30 The present invention, taking account of the above objectives, incorporates several special Associative memory blocks and hardware in the APPLES architecture.

The Gate evaluation/Delay model implementation and Update/Fan-out process will be explained with reference to the APPLES architecture with reference to Fig.

1.

5 A gate can be evaluated once its input wire values are known. In conventional uni-processor and parallel systems these values are stored in memory and accessed by the processor(s) when the gate is activated. In APPLES, gate signal values are stored in associative memory words. The succession of signal values that have appeared on a particular wire over a period of time are stored in a given associative memory word in  
10 a time ordered sequence. For instance, a binary value model could store in a 32-bit word, the history of wire values that have appeared over the last 32 time intervals. Gate evaluation proceeds by searching in parallel for appropriate signal values in associative memory. Portions of the words which are irrelevant (e.g. Only the 4 most recent bits are relevant for a 4-unit gate delay model) are masked out of the search by  
15 the memory's *Input* and *Mask* register combination. For a given gate type (e.g. And, Or) and gate delay model there are requirements on the structure of the input signals to effect an output change. Each pattern search in associative memory detects those signal values that have a certain attribute of the necessary structure (e.g. Those signals which have gone high within the last 3 time units). Those wires that have *all* the attributes indicate *active* gates. The wire values are stored in a memory block designated *Associative Array1b(Word-line-register Bank)*. Only those gate types relevant to the applied search patterns are selected. This is accomplished by tagging a gate type to each word. These tags are held in *Associative Array1a*. A specific gate type is activated by a parallel search of the designated tag in *Associative Array1a*.

25

This simple evaluation mechanism implies that the wires must be identified by the type of gate into which they flow since different gate types have different input wire sequences that activate them. Gates of a certain type are selected by a parallel search on gate type identifiers in *Associative Array1a*.

30

Each signal attribute corresponds to a bit pattern search in memory. Since several attributes are normally required for an activated gate, the result of several pattern searches must be recorded. These searches can be considered as *Tests on words*.



The result of a test is either successful or not. This can be recorded as single bit in a corresponding word in another register held in a register bank termed the *Test-result-register Bank*. ~~Since each gate is assumed to have two inputs (inverters and multiple~~  
5 ~~input gates are translated into their 2-input gate circuit equivalents) tests are combined~~  
on *pairs* of words in this bank. This combination mechanism is specific to a delay model and defined by the *Result-activator register* and consists of simple And or Or operation between bits in the word pairs.

10 The results of each combining each word pair, the final stage of the gate evaluation process, are stored as a single word in another associative array, the *Group-result register Bank*. Active gates will have a unique bit pattern in this bank and can be identified by a parallel search for this bit pattern. Successful candidates of this search set their bit in the 1-bit column register *Group-test Hit* list.

15 The APPLES gate evaluation mechanism selects gates of a certain type, applies a sequence of bit patterns searches (Tests) to them and ascertains the active gates by recording the result of each pattern search and determining those that have fulfilled all the necessary tests. *This mechanism executes gate evaluation in constant time—the parallel search is independent of the number of words. This is an effective linear*  
20 *speedup for the evaluation activity. It also facilitates different delay models—a delay model is defined by a set of search patterns.*

Active gates set their bits in the column hit list. A *Multiple Response Resolver* scans through this list. The resolver can be a single counter which inspects the entire list from  
25 top to bottom which stops when it encounters a set bit and then uses its current value as a vector for the fan-out list of the identified active gate. This list has the addresses of the fan-out gate inputs in the *Input-value register Bank*. The new logic value of the active gates are written into the appropriate word of this bank.

30 It then clears the bit before decrementing through the remainder of the list and repeating this process. All hit bits are Ored together so that when all bits are clear this can be detected immediately and no further scanning need be done.

Several Scan registers can be introduced to scan the column hit list in parallel.

Each operates autonomously except when two or more registers simultaneously detect a hit; a Clash has occurred. Then each scan register must wait until it is arbitrarily allowed to access and update its fan-out list. Each register scans an equal size portion. The frequency of clashes depends on the probability of a hit for each scan register, typically this probability is between 0.01 and 0.001 for digital circuits. *The timing mechanism in APPLES enables only active gates to be identified and the multiple scan register structure provides a pipeline of gates to be updated for the current time interval without an explicit scheduling mechanism.* The scheduler has been substituted by this more efficient parallel scan procedure.

When all gate types have been evaluated for the current time interval all signals are updated by *shifting in parallel the words of the Input-value register into the corresponding words of the Word-line register bank.* For 8 valued logic (i.e. 3 bits for each word in the Input-value register) this phase requires 3 machine cycles. The input-value register bank can be implemented as a multi-ported memory system which allows several input values to be updated simultaneously provided that the values are located in different memory banks.

The APPLES bit shift mechanism has made the role of a scheduler redundant. Furthermore, it enables the gate evaluation process to be executed *in memory*, thereby avoiding the traditional Von Neumann bottleneck. Each word pair in Array1b is effectively a processor. Major issues which cause a large overhead in other parallel logic simulation are Deadlock and Scheduling issues.

Deadlock occurs in the Chandy-Misra algorithm due to two rules required for temporal correctness, an **Input waiting rule** and an **Output waiting rule**. Rule one is observed by the update mechanism of APPLES. For any time interval  $T_i$  to  $T_{i+1}$ , all words in Array1b reflect the state of wires at time  $T_i$  and at the end of the evaluation and update process all wires have be updated to time  $T_{i+1}$ . All wires have been incremented by the smallest timestamp, one discrete time unit. Thus at the start of every time interval all gates can be evaluated with confidence that the input values are correct. The Output rule is imposed to ensure that a signal values arrive for processing in non-decreasing timestamp order. This is guaranteed in APPLES, since all signal values maintain there temporal order in each word

through the shift operation. Unlike the Chandy-Misra algorithm deadlock is impossible as every gate can be evaluated at each time interval.

5 There is no scheduler in the APPLES system. Complex modelling such as Inertial delays have confronted schedulers with costly (timewise) unscheduling problems. Gates which have been scheduled to become active need to be de-scheduled when input signals are found to be less than some predefined minimum duration. This with the normal scheduling tasks contributes to an onerous overhead.

10 Fig. 2 displays the equivalent mechanism in APPLES. An AND gate has two inputs **a** and **b**, assume that unless signals are at least of three units duration no effect occurs at the output, the simulation involves only binary values 0 and 1 and each bit in Array1b represents one time unit. Signal **b** is constant at value 1, while signal **a** is at logic 1 for two time units, less than the minimum time. This will be detected.  
15 by the parallel search generated by the Input and Mask register combination and the gate will not become active.

The circuit is now ready to be simulated by APPLES and is parsed to generate the gate type and delay model and topology information required to initialise  
20 associative arrays 1a, 1b and the fan-out vector tables. There is no limit on the number of fan-out gates.

Referring again to Fig. 1, the functional blocks of the APPLES processor are shown. The blocks pertinent to gate evaluation are **Associative Array1a**, **Input-value-register Bank**, **Associative Array1B**, **Test-result-register Bank**, **Group-result register Bank** and the **Group-test Hit list**. *Apart from the associative arrays, the Group-result register bank has parallel search facilities.* Regardless of  
25 the number of words in these structures can be searched in parallel in constant time. *Furthermore, the words in the Input-value-register Bank and Associative*  
30 *Array1b can be shifted right in parallel while resident in memory.*

The APPLES processor assumes that the circuit to be simulated has been translated into an equivalent circuit composed solely of 2-input logic gates. Thus, every gate has two wires leading into it (an inverter has two wires from one

source). These wires are organised as adjacent words in **Associative Array 1b** called a **Word set**. **Associative Array1a** contains identifiers from every wire ~~indicated the type of gate and input into which the wire is connected~~. The identifiers are in an associative memory that when a particular gate evaluation test is executed, putting the relevant bit patterns into **Input-reg1a** and **Mask-reg1a** specifies the gate type. All wires connected to such gates will be identified by a parallel search on **Associative Array1a** and these will be used to activate the appropriate words in **Associative Array1b (Word-line register bank)**. Thus, gate evaluation tests will only be active on the relevant word sets.

The **Input-value register bank** contains the current input value for each wire. The three leftmost bits of every word in **Associative array1b** are shifted from this bank in parallel when all signal values are being updated by one time unit. During the update phase of the simulation, fan-out wires of active gates are identified and the corresponding words in the **Input-value register bank** amended.

Simulation progresses in discrete time units. For any time interval, each gate type is evaluated by applying tests on associative array 1b and combining and recording results in the neighbouring register banks. Regardless of the number of gates to be evaluated this process occupies between 10 machine cycles for the simplest, to 20 machine cycles for the more complex gate delay models, see Fig. 3. Once the fan-out gate inputs have been amended, all wires are time incremented through a parallel shift operation of 3 machine cycle duration. In general, for  $2^N$  valued logic  $N$  shift operations are required to update all signal values.

Of the entire simulation cycle, the only task affected by the circuit size is that of scanning the Hit list. As a circuit grows in size the list and sequential scan time expand proportionately. Analogous to the conventional communication overhead problem, the **APPLES** architecture needs to incorporate a scan mechanism which can effectively increase the scan rate as the hit list expands. This has been investigated and implemented as a multiple scan register structure.

The series of signal values that appear on a wire over a period of discrete time

units' can be represented as a sequence of numbers. For example, in a binary system if a wire has a series of logic values, 1,1,0 applied to it at times  $t_0$ ,  $t_1$  and  $t_2$ , respectively, where  $t_0 < t_1 < t_2$ . The history of signal values on this wire can be denoted as a bit sequence 011; the further left the bit position, the more recent the value appeared on the wire.

Different delay models involve signal values over various time intervals. In any model, signal values stored in a word which are irrelevant are masked out of the search pattern.

The process of **updating** the signal values of a particular wire is achieved by shifting right by one time unit all values and positioning the current value into the leftmost position. Associative Array1b can **shift right all its words in unison**. The new current values are shifted into Associative Array1b from the Input-value register bank.

With wire signal values represented as bit sequences in associative memory words, the task of **Gate evaluations** can be executed as a sequence of parallel pattern searches. Figure (4) depicts the scenario where 8-valued logic has been employed and the AND gate has been arbitrarily modelled as having a 1 unit delay.

Any gate which has ANY input satisfying  $T_1$  and NO(NONE) input satisfying  $T_2$  will transition to 0.

Consequently, to determine if the output of this gate is going to transition from logic 1 to logic 0 it is necessary to know the signal values at the current time  $t_c$  and  $t_{c-1}$ . The current values are contained in the leftmost three bits of the word set. Figure 4 declares the current values on the two inputs as logic 1='111' and logic 0='000' and the previous values as both logic 1.

To ascertain if this AND gate has an output transition to logic 0, two simple bit pattern tests will suffice. If ANY current input value is logic 0 (Test  $T_1$ ) and NONE of the previous input values are logic 0 (Test  $T_2$ ), then the output will change to

logic 0. These are the only conditions for this delay model, which will effect this transition. With associative memory any portion of a word can be active or passive in a search. Thus, putting '000' and '111' into the leftmost three bits of the Search and Mask registers of Associative Array1b can execute test  $T_1$ . Test  $T_2$  can be  
5 executed by essentially the same test on the next leftmost three bit positions.

In general each test is applied one at a time. The result of test  $T_i$  on word $_j$  is stored in the  $i^{\text{th}}$  bit position of word $_j$  in the Test-result register bank. A '1' indicates a successful test outcome. For each word set, for every test it is necessary to know if  
10 ANY or BOTH or NONE of the inputs passed the particular test. If the  $i^{\text{th}}$  bits of word $_j$  and word $_{j-1}$  in the Test-result register bank are *Ored* together and the result of this operation is '1', then at least one input in the corresponding word set passed the test  $T_i$ —the ANY condition test. If the result of the operation is '0' then no inputs passed test  $T_i$ —the NONE condition test. Finally, if the  $i^{\text{th}}$  bits are *Anded*  
15 together and the result is '1' then BOTH have passed test  $T_i$ .

The Result-activator register combines results which are subsequently ascertained by the Group-result register. The logical interaction is shown in Fig: 5.

The *And* or *Or* operations between the bit positions is dictated by the Result Activator register. A '0' in the  $i^{\text{th}}$  bit position of the Result Activator register performs an *Or* action on the results of test  $T_i$  for each word set in the Test-result register bank and conversely a '1' an *And* action. Each  $i^{\text{th}}$  *And* or *Or* operation is enacted in parallel through all word set Test result register pairs.  
20

The results of the activity of the Result Activator register on each word set Test result register pair are saved in an associated Group Result register. Apart from retaining the results for a particular word set, the Group Result registers are composite elements in an associative array. This facilitates a parallel search for a particular result pattern and thus identifies all active gates. These gates are  
25 identified as *Hits* (of the search in the Group result register bank) in the Group-test Hit List.  
30

Returning to the AND gate transition to logic '0' example, an AND gate will be identified as fulfilling the test requisites, ANY input passes test  $T_1$  and NONE passing test  $T_2$ , if its corresponding Group Result register has the bit sequence '10' in the first two bit positions.

5

The APPLE components involved in the Gate evaluation phase and their sequencing are shown in Fig. 6.

10

Complex delay models such as Inertial delays require conventional sequential and parallel logic simulators to *Unschedule* events when some timing critique is violated. This expends an extremely time consuming search through an event list. In the present invention, inertial delays only require verification that signals are at least some minimum time width; implementable as a single pattern search.

15

An **Ambiguous** delay is more complicated where the statistical behaviour of a gate conveys an uncertainty in the output. A gate output acquires an unknown value between some parameters  $t_{min}$  (M time units) and  $t_{max}$  (N time units). Using 4-valued logic, APPLES detects an initial output change to the unknown value at time  $t_{min}$ , followed by the transition from unknown value to logic state '0' at time  $t_{max}$ , see Fig. 7. Hazard conditions, where both inputs simultaneously switch to converse values can also be detected, which is illustrated in Fig. 7.

20

25

For each gate type, the evaluation time  $T_{gate-eval}$  remains constant, typically ranging from 10 to 20 machine cycles. The time to scan the Hit list depends on its length and the number of registers employed in the scan. N scan registers can divide a Hit list of H locations into N equal partitions of size  $H/N$ . Assuming a location can be scanned in 1 machine cycle, the scan time,  $T_{scan}$  is  $H/N$  cycles. Likewise it will be assumed that 1 cycle will be sufficient to make 1 fan-out update.

30

For one scan register partition, the number of updates is  $(Prob_{hit})H/N$ . If all N partitions update without interference from other partitions this also represents the total update time for the entire system. However, while one fan-out is being updated, other registers continue to scan and hits in these partitions may have to

wait and queue. The probability of this happening increases with the number of partitions and is given by  ${}^N C_1 (\text{Prob}_{\text{hit}}) H/N$ .

5 A Clash occurs when two or more registers simultaneously detect a hit and attempt to access the single ported fan-out memory. In these circumstances, a semaphore arbitrarily authorises waiting registers accesses to memory. The number of clashes during a scan is,

$$10 \quad \text{No. Clashes} = (\text{Prob of 2 hits per inspection}) \times H/N \\ + \text{Higher order probabilities.}$$

(1)

The low activity rate of circuits (typically 1%-5% of the total gate count) implies that higher order probabilities can be ignored. Assume a uniform random distribution of hits and let  $\text{Prob}_{\text{hit}}$  be the probability that the register will encounter a hit on an inspection. Then (1) becomes,

$$\text{No. Clashes} = {}^N C_2 (\text{Prob}_{\text{hit}})^2 \times H/N$$

(2)

20 Thus,  $T_N$ , the average total time required to scan and update the fan-out lists of a partition for a particular gate type is,

$$T_N = T_{\text{gate-eval}} + T_{\text{scan}} + T_{\text{update}} + T_{\text{clash}} \\ = T_{\text{gate-eval}} + H/N + {}^N C_1 (\text{Prob}_{\text{hit}}) H/N + {}^N C_2 (\text{Prob}_{\text{hit}})^2 \times H/N$$

(3)

25 Since all partitions are scanned in parallel,  $T_N$  also corresponds to the processing time for an N scan register system. Thus, the speedup  $S_p = T_1/T_N$ , of such as system is,

$$30 \quad T_1/T_N = \frac{T_{\text{gate-eval}} + T_{\text{scan}} + T_{\text{update}}}{T_{\text{gate-eval}} + H/N + {}^N C_1 (\text{Prob}_{\text{hit}}) H/N + {}^N C_2 (\text{Prob}_{\text{hit}})^2 \times H/N}$$

(4)

35



Eqt (4) has been validated empirically. Predicted results are within 20% of observed for sample circuits C7552 and C2670 and 30% for C1908. Non-uniformity of hit distribution appears to be the cause for this deviation.

- 5 Differentiating  $T_N$  w.r.t  $N$  and ignoring 2<sup>nd</sup> order and higher powers of  $Prob_{hit}$  the optimum number of scan registers  $N_{optimum}$  and corresponding optimum speedup  $S_{optimum}$  is given by,

$$N_{optimum} \cong (\sqrt{2})/Prob_{hit} \quad (5)$$

10

$$S_{optimum} \cong 1/(2.4 \times Prob_{hit}) \quad (6)$$

15

Thus, the optimum number of scan registers is determined inversely by the probability of a hit being encountered in the Hit list. In APPLES, the important processing metric is the rate at which gates can be evaluated and their fan-out lists updated. As the probability of a hit increases there will be a reciprocal increase in the rate at which gates are updated. Circuits under simulation which happen to exhibit higher hit rates will have a higher update rate.

20

When the average fan-out time is not one cycle,  $Prob_{hit}$  is multiplied by  $F_{out}$ , where  $F_{out}$  is the effective average fan-out time.

25

A higher hit rate can also be accomplished through the introduction of extra registers. An increase in registers increases the hit rate and the number of clashes. The increase halts when the hit rate equals the fan-out update rate, this occurs at  $N_{optimum}$ . This situation is analogous to a saturated pipeline. Further increases in the number of registers serves to only increase the number of clashes and waiting lists of those registers attempting to update fan-out lists.

30

In this embodiment of the present invention, the APPLES processor was implemented, validated and evaluated again using a Verilog model. However, it is appreciated that the APPLES system can be implemented in any other simulation language, for example, VHDL. The following are some specific examples of simulations carried out by the APPLES system. ISCAS-85 benchmarks C880(622

gates); C1908(786 gates) and C2670(1736 gates) and C7552(4392 gates) were simulated to generate statistics and performance figures. The gate counts refer to expanded circuits. Averages were compiled from the execution of 10 trials per circuit, each trial being a distinct input vector exercised over 10000 to 10000 machine cycles for the smallest to the largest circuit respectively.

The average number of cycles, taking into account the scan and fan-out cycle times, executed per gate processed for the 3 benchmark circuits are shown in Figure 8. The fixed size overheads such as gate evaluation and time incrementation have been excluded from this analysis, since in a smaller circuit they form a proportionately larger overhead. Excluding these overheads is representative of large circuits where the fixed overheads are insignificant to the scan and update times.

Naturally, as more registers are employed, the average cycle time per gate processed reduces. In the first column of Figure 8, depicting cycle times for one scan register, the variation in performance is attributable to the distribution of hits in the Hit-list. As more registers are introduced, the number of cycles per gate is progressively dominated by the number of cycles required to update the fan-out lists; the scan time becomes less significant.

Figure 9 illustrates the speedup performance for the circuits. Again, the adjusted figures give a more balanced analysis. As the fan-out updates converge to the fan-out memory bandwidth, maximum speedup is attained.

For comparison purposes Figure 10 uses data from Banerjee: Parallel Algorithms for VLSI Computer-Aided Design. Prentice-Hall, 1994 which illustrates the speedup performance on various parallel architectures for circuits of similar size to those used in this paper. This indicates that APPLES consistently offers higher speedup.

The following from pages 16 to 42 is an example of an implementation of the present invention in software written in Verilog.

## Verilog Description of APPLES

### Associative Array1a

**Description:** Each word of this array holds a bit sequence identifying the gate type input connection of a wire, in the corresponding position in Associative Array1b. The input/mask register combination defines a gate type that will be activated for searching in Associative Array1a. Words that successfully match are indicated in a 1-bit column register. The array also has write capabilities.

```
module Ary_1a(Input_reg1a,Mask_reg1a,Adr_reg1a,Clock,
              Search_enb11a,Write_enb11a,Activ_1st1a);
```

**Input\_reg1a, Mask\_reg1a, Adr\_reg1a** are the Input,Mask and Address registers of Associative Array1a.

When **Search\_enb11a** is set, the negative edge of **Clock** initiates a parallel search.

**Activ\_1st1a** is a column register that indicates those words in Associative Array1a which compared successfully with the search pattern. //

```
parameter Ary_1a_width=7;
parameter Ary1a_size=16383;
integer Ary_index;
```

```
input Clock,Search_enb11a,Write_enb11a;
```

```
input[Ary_1a_width:0] Input_reg1a, Mask_reg1a, Adr_reg1a;
```

```
output [Ary1a_size:0] Activ_1st1a;
reg [Ary1a_size:0] Activ_1st1a;
```

```
reg [Ary_1a_width:0] Ary1a_ass_mem[0:Ary1a_size], Temp_reg;
```

```
initial
begin
  $readmemb("Ary1a.dat",Ary1a_ass_mem);
```

```
// Ary1a.dat is the data file defining the gate and model types in the circuit.//
```

```
  for (Ary_index=0; Ary_index<=Ary1a_size; Ary_index=Ary_index+1)
  begin
    Activ_1st1a[Ary_index]=0;
  end
end
```

```
always @(negedge Clock)
begin
  if (Search_enb11a)
  begin
    for (Ary_index=0; Ary_index<=Ary1a_size; Ary_index=Ary_index+1)
    begin
      Temp_reg=Ary1a_ass_mem[Ary_index];
      if ((~Mask_reg1a | (Input_reg1a & Temp_reg) |
          (~Input_reg1a & ~Temp_reg))==8'hff)
        Activ_1st1a[Ary_index]=1;
    end
  end
end
```

```

    Activ_1stla[Ary_ex]=0;
  end
end
if (Write_enbl1a) Aryla_ass_mem[Adr_regla]= Input_regla;
end
endmodule

```

## Associative Array1b

**Description:** Every word in this array represents the temporal spread of signal values on a specific wire. The most recent values being leftmost in each word. All words can be simultaneously shifted right, effecting a one unit time increment on all wires. The signal values are updated from a 1-bit column register. The array has parallel search and read and write capabilities.

```

module Ary_1b ( Search_reg1b, Mask_reg1b, Adr_reg1b, Datain_reg1b,
                Dataout_reg1b, Hit_buffr_reg1b, Shft_enbl, Search_enbl1b,
                Write_enbl, Read_enbl, Clock, Input_bit,
                Word_line_enbl );

```

Search\_reg1b, Mask\_reg1b, Adr\_reg1b, Datain\_reg1b, Dataout\_reg1b are the Search, Mask, Address, Data-in and data-out registers of Associative Array1b. When Search\_enbl1b is set, the negative edge of Clock initiates a parallel search. Likewise, a read or write operation is executed on the negative edge of the clock if Write\_enbl or Read\_enbl is asserted. A parallel search is initiated on a negative edge of the Clock if Search\_enbl1b is set. This search is only active on those words that are primed for searching by the Word\_line\_enbl column register. The bits in this register are set/cleared by Activ\_1stla of Associative Array1a. This effectively selects gates of a certain gate type and delay model. Words that match are identified by bit being set in the corresponding position in Hit\_buffr\_reg1b. Words are shifted right in parallel with the leftmost bit being taken from Input\_bit. //

```

parameter Ary1b_mem_size=16383;
parameter Wlr_wrdsz =31;
parameter Shft_dly=2;
parameter Adr_reg_bits=13;

input[Wlr_wrdsz:0] Search_reg1b, Mask_reg1b, Datain_reg1b;
input[Ary1b_mem_size:0] Input_bit, Word_line_enbl;

input          Clock;

input          Shft_enbl, Search_enbl1b, Write_enbl, Read_enbl;

reg [Wlr_wrdsz:0] Temp_reg1;
reg [Wlr_wrdsz:0] Wlr_Ass_mem[0:Ary1b_mem_size];

input [Adr_reg_bits:0] Adr_reg1b;

output [Ary1b_mem_size:0] Hit_buffr_reg1b;
reg [Ary1b_mem_size:0] Hit_buffr_reg1b;

output [Wlr_wrdsz:0] Dataout_reg1b;
reg [Wlr_wrdsz:0] Dataout_reg1b;

```

```
integer Mem_indx;
```

```
initial $readmemb("Array1b.dat", Wlr_Ass_mem);
```

```
//Array1b.dat is the file which initialises all the words in Array1b to the  
Unknown value.//
```

```
always @(negedge Clock)  
begin
```

```
if (Shift_enbl)
```

```
begin
```

```
for (Mem_indx=0; Mem_indx<=Ary1b_mem_size ; Mem_indx= Mem_indx + 1)  
begin
```

```
Temp_reg1 = Wlr_Ass_mem[Mem_indx];
```

```
Temp_reg1= Temp_reg1 >> 1;
```

```
Temp_reg1[Wlr_wrdsiz] = Input_bit[Mem_indx];
```

```
Wlr_Ass_mem[Mem_indx] = Temp_reg1;
```

```
end
```

```
end
```

```
else
```

```
if (Search_enbl1b)
```

```
begin
```

```
for (Mem_indx=0; Mem_indx<=Ary1b_mem_size ; Mem_indx = Mem_indx + 1)  
begin
```

```
if (Word_line_enbl[Mem_indx])
```

```
begin
```

```
Temp_reg1 = Wlr_Ass_mem [Mem_indx];
```

```
if ((~Mask_reg1b | (Search_reg1b & Temp_reg1) |  
(-Search_reg1b & ~Temp_reg1))==32'hfffffff)
```

```
begin
```

```
Hit_buffr_reg1b[Mem_indx] = 1;
```

```
end
```

```
else
```

```
begin
```

```
Hit_buffr_reg1b[Mem_indx] = 0;
```

```
end
```

```
end
```

```
else
```

```
Hit_buffr_reg1b[Mem_indx] = 0;
```

```
end
```

```
end
```

```
else
```

```
if (Write_enbl)
```

```
Wlr_Ass_mem[Adr_reg1b] = Datain_reg1b;
```

```
else
```

```
if (Read_enbl)
```

```
Dataout_reg1b = Wlr_Ass_mem[Adr_reg1b];
```

```
end
```

```
endmodule
```

## Test-result register Bank

~~Description: When an  $i^{\text{th}}$  search is executed on Associative Array1b, if word  $j$  in Array1b matches the search pattern, then bit  $j$  in word  $i$  of the Test-result register bank will be set, otherwise it is cleared. The Result-activator register specifies the logical combination between pairs of words (a gate's set of inputs). The result of this combination of word pairs is a column register (half the length of the number of word pairs).~~

```
module Tst_rslt_reg_bank(Inp_buffr_reg, Trr_wrt_enbl, Comb_enbl, Clock,
                        Out_buffr_reg, Rslt_act_reg, Write_pos, Rset);

// Inp_buffr_reg is a column of bits describing the outcome of a search on each
// word in Array1b. This bit column is written into a column of the Test-result
// register bank on the negative edge of Clock when Trr_wrt_enbl is asserted. The
// position of this column is defined by Write_pos.
// Word pairs are combined according to the bit sequence in Rslt_act_reg. A '0' in
// the  $i^{\text{th}}$  of Rslt_act_reg ORs the  $i^{\text{th}}$  bits in each word pair and produces the result for
// each pair in Out_buffr_reg. This combination is executed on the negative edge of
// Clock when Comb_enbl is asserted. Rset resets all the bits in the Test-result
// register bank.//

parameter Trr_word_size=7;
parameter Trr_mem_size=16383;
parameter Trr_out_size=8191;
parameter Trr_width_spec=2;

reg[Trr_word_size:0] Trr_array[0:Trr_mem_size];
reg[Trr_word_size:0] Temp_reg1, Temp_reg2;
reg Rslt_action;

input [Trr_mem_size:0] Inp_buffr_reg;
input [Trr_word_size:0] Rslt_act_reg;
input [Trr_width_spec:0] Write_pos;
input Clock;
input Trr_wrt_enbl;
input Comb_enbl;
input Rset;

output [Trr_out_size:0] Out_buffr_reg;
reg[Trr_out_size:0] Out_buffr_reg;

integer Bank_index, i;

always @(negedge Clock)
begin
    if (Trr_wrt_enbl)
    begin
        for (Bank_index=0; Bank_index<=Trr_mem_size; Bank_index=Bank_index+1)
        begin
            Temp_reg1=Trr_array[Bank_index];
            Temp_reg1[Write_pos]=Inp_buffr_reg[Bank_index];
            Trr_array[Bank_index]=Temp_reg1;
        end
    end
end
```

end

else

if (Comb\_enbl)

begin

Rslt\_action=Rslt\_act\_reg[Write\_pos];

~~for (i=0; i<Trr\_word\_size; i=i+1)~~

begin

for (Bank\_index=0; Bank\_index<Trr\_mem\_size; Bank\_index=Bank\_index+2)

begin

Temp\_reg1=Trr\_array[Bank\_index];

Temp\_reg2=Trr\_array[Bank\_index+1];

if (Rslt\_action==0)

Out\_buffr\_reg[Bank\_index/2]=(Temp\_reg1[Write\_pos] |  
Temp\_reg2[Write\_pos]);

else

Out\_buffr\_reg[Bank\_index/2]=Temp\_reg1[Write\_pos] &  
Temp\_reg2[Write\_pos];

end

end

end

else

if (Rset)

begin

for (Bank\_index=0; Bank\_index<=Trr\_mem\_size; Bank\_index=Bank\_index+1)

Trr\_array[Bank\_index]=8'h00;

end

end

module

## Group-result register Bank

**Description:** The result of the combination of word pairs in the Test-result register is written as a column of bits into the Group-result register bank. When all combination results have been generated a parallel search is executed on the Group-result register to ascertain all word pairs in Array1b that passed all the test-pattern searches.

```
module Grp_rslt_reg_bank(Grr_inp_reg,Grr_mask_reg,Grr_srch_reg,
                        Clock,Srch_enbl,Wrt_enbl,Write_pos,
                        Grr_hit_list);
```

```
// Grr_inp_reg is shifted as a bit column into a column of the Group-result
// register bank defined by Write_pos. This column write operation is activated on
// the negative edge of Clock when Wrt_enbl is asserted.
```

```
Grr_mask_reg and Grr_srch_reg compose a search pattern enacted on the negative
// edge of Clock when Srch_enbl is set. Pattern matches are indicated in
// Grr_hit_list. The Grr_hit_list is also known as the Group-test Hit list.//
```

```
parameter Grr_mem_size=8191;
parameter Grr_word_size=7;
parameter Grr_wdth_spec=2;
```

```
input [Grr_mem_size:0] Grr_inp_reg;
```

```
input [Grr_word_size:0] Grr_mask_reg,Grr_srch_reg;
```

```
input [Grr_wdth_spec:0] Write_pos;
```

```
input Clock,Srch_enbl,Wrt_enbl;
```

```
output [Grr_mem_size:0] Grr_hit_list;
reg [Grr_mem_size:0] Grr_hit_list;
```

```
reg [Grr_word_size:0] Grr_array[0:Grr_mem_size];
reg [Grr_word_size:0] Temp_reg;
```

```
integer Bank_index;
```

```
always @(negedge Clock)
```

```
    if (Wrt_enbl)
    begin
        for (Bank_index=0; Bank_index<=Grr_mem_size;
            Bank_index=Bank_index + 1)
        begin
            Temp_reg= Grr_array[Bank_index];
            Temp_reg[Write_pos]= Grr_inp_reg[Bank_index];
            Grr_array[Bank_index]=Temp_reg;
        end
    end
    else if (Srch_enbl)
        for (Bank_index=0;Bank_index<=Grr_mem_size;
            Bank_index=Bank_index+1)
        begin
            Temp_reg = Grr_array[Bank_index];
            if ((~Grr_mask_reg | (Grr_srch_reg & Temp_reg) |
```



```

        (-Grrrch_reg & -Temp_reg)) == 8'hff)
    Grr_hit_list[Bank_index] = 1;
else
    Grr_hit_list[Bank_index] = 0;
end

```

endmodule

## Multiple-response resolver (Version 1.0 Single Scan mode)

**Description:** The Multiple-response resolver scans the Group-test Hit list ( a 1-bit column register). The resolver commences a scan by initialising its counter with the top address of the Hit list. This counter serves as an address register which facilitates reading of every Hit list bit. If the inspected bit is set, the fan-out list of the associated gate is accessed and updated appropriately. The bit is then reset. After reset or if the bit was already zero, the counter is decremented to point to the next address in the Hit list. The inspection process is repeated. The scanning terminates either when all bits have been inspected or all bits are zero.

```

module Multiple_res_res(Grr_hit_list,Clock,
                        Reset_ctr,End_scan_flag,Decrmt_enbl,
                        Fan_out_src_reg,Fan_out_size_reg,Rset_hit_fnd_flg,
                        Hit_fnd_flag);

```

The Multiple\_response\_resolver inspects a new bit of **Grr\_hit\_list** on the negative edge of **Clock** while **Decrmt\_enbl** is asserted. **Reset\_ctr** loads the resolver's counter with top location of Hit list. If the current inspected bit is set, **Hit\_fnd\_flag** is asserted and the vector and the size (no. of gates) for the fan-out list loaded into **Fan\_out\_src\_reg** and **Fan\_out\_size\_reg**, respectively. Scanning halts and only recommences on the positive edge of **Rset\_hit\_fnd\_flg** which is externally controlled. Scanning terminates when all bits have been inspected or reset to zero. This condition is indicated by **End\_scan\_flag** //

```

parameter Grr_mem_size=8191;
parameter Vectr_tbl_adr_reg_bits=13;
parameter Fanout_hdr_tbl_wdth=13;
parameter Max_fan_out=7;
parameter Inp_bnk_size=16383;

```

```

input Reset_ctr,Rset_hit_fnd_flg,Clock;
input[Grr_mem_size:0] Grr_hit_list;

```

```

input Decrmt_enbl;

```

```

output End_scan_flag;
reg End_scan_flag;

```

```

output Hit_fnd_flag;
reg Hit_fnd_flag;

```

```

output Fan_out_src_reg;
reg[Vectr_tbl_adr_reg_bits:0] Fan_out_src_reg;

```

```

output Fan_out_size_reg;
reg[Max_fan_out:0] Fan_out_size_reg;

```

```

reg[Fanout_hdr_tbl_wdth:0] Fan_out_hdr_tbl[0:Inp_bnk_size];

```

```

reg[Vectr_tbl_adr_reg_bits:0] Hit_lst_ctr;

```

```

reg[Max_fan_out:0] Fan_out_size_tbl[0:Inp_bnk_size];
reg[Grr_mem_size:0] Hit_lst_buffr;

```

```

reg Hit_fnd_ORed_flg,Tst_or_bit;

```

23

```
integer Num_hits, Hit_dist, Sum_hit_dist, Prev_hit_lst_ctr, _dist;
```

```
initial $readmemh("Fanout.dat", Fan_out_hdr_tbl);
```

```
//The file Fanout.dat contains the vectors for the start of the fan-out lists for  
every gate in the circuit being simulated.//
```

```
initial $readmemh("Fansize.dat", Fan_out_size_tbl);
```

```
//The file Fansize.dat specifies the size of the fan-out list for each gate being  
simulated.//
```

```
initial forever
```

```
begin
```

```
  @(Reset_ctr)
```

```
  if (Reset_ctr)
```

```
  begin
```

```
    Num_hits=0;
```

```
    Prev_hit_lst_ctr=Grr_mem_size;
```

```
    Sum_hit_dist=0;
```

```
    Hit_lst_buffr=Grr_hit_list;
```

```
    Tst_or_bit=Grr_hit_list;
```

```
    $display("OR Check=%b", Tst_or_bit);
```

```
    Hit_lst_ctr=Grr_mem_size;
```

```
    End_scan_flag=0;
```

```
    Hit_fnd_flag=0;
```

```
    Hit_fnd_ORed_flg=1;
```

```
    $display("Initialisation seq executed");
```

```
  end
```

```
end
```

```
always @(negedge Clock)
```

```
begin
```

```
  if ((Decrmt_enbl) && (!End_scan_flag))
```

```
  begin
```

```
    Hit_fnd_ORed_flg=Hit_lst_buffr;
```

```
    if ((Hit_lst_ctr>0) && (!Hit_fnd_ORed_flg))
```

```
    begin
```

```
      if (Hit_lst_buffr[Hit_lst_ctr]==1)
```

```
      begin
```

```
        Num_hits=Num_hits + 1;
```

```
        Hit_dist=Prev_hit_lst_ctr - Hit_lst_ctr;
```

```
        Sum_hit_dist=Hit_dist+Sum_hit_dist;
```

```
        $display("Hit distance=%d", Hit_dist, "Time=%d", $time);
```

```
        Prev_hit_lst_ctr=Hit_lst_ctr;
```

```
        Fan_out_size_reg=Fan_out_size_tbl[Hit_lst_ctr];
```

```
        Fan_out_src_reg=Fan_out_hdr_tbl[Hit_lst_ctr];
```

```
        Hit_fnd_flag=1;
```

```
        Hit_lst_buffr[Hit_lst_ctr]=0;
```

```
      end
```

```
    end
```

```
  if ((Hit_lst_ctr>0) && (!Hit_fnd_ORed_flg))
```

```
  begin
```

```
    End_scan_flag=1;
```

```
    $display("No of hits in fan-out list=%d", Num_hits);
```

```
    Avg_dist=Sum_hit_dist/Num_hits;
```

```
    $display("Average hit distance=%d", Avg_dist);
```

```
  end
```

```
  if (Hit_lst_ctr==0)
```

```
  begin
```

```
    if (Hit_lst_buffr[Hit_lst_ctr]==1)
```

```
begin
  Num_hits=Num_hits+1;
  Hit_dist=Prev_hit_lst_ctr-Hit_lst_ctr;
  $display("Hit distance=%d",Hit_dist);
  Prev_hit_lst_ctr=Hit_lst_ctr;
  Sum_hit_dist=Hit_dist+Sum_hit_dist;

  Fan_out_size_reg=Fan_out_size_tbl[Hit_lst_ctr];
  Fan_out_src_reg=Fan_out_hdr_tbl[Hit_lst_ctr];
  Hit_fnd_flag=1;
end

End_scan_flag=1;
$display("No of hits in fan-out list=%d",Num_hits);
Avg_dist=Sum_hit_dist/Num_hits;
$display("Average hit distance=%d",Avg_dist);
end

Hit_lst_ctr=Hit_lst_ctr-1;
end
end

always @(posedge Rset_hit_fnd_flg)
begin
  Hit_fnd_flag=0;
end

endmodule
```

## Multiple\_Response Resolver (Version 2.0 Multiple Scan Mode)

**Description:** The Multiple-response resolver scans the Group-test Hit-list (a 1-bit column register). The resolver in Multiple Scan Mode consists of several counter(scan) registers. Each is assigned an equal size portion of the Group-test Hit-list. When the resolver is initialised all scan registers point to the top of their respective Hit-list segment. The registers are synchronised by a single clock. The external functionality of the Multiple Scan Mode resolver is identical to that of the Single Scan Mode version. Internally, the Multiple Scan version uses a Wait semaphore to queue multiple accesses to the fan-out lists. Registers which clash are queued arbitrarily and only recommence scanning after gaining permission to update their fan-out lists. Scanning terminates when all bits have been inspected or all bits are zero.

```
module Multiple_res_res (Grr_hit_list, Clk,
                        Reset_ctr, End_scan_flag, Decrmt_enbl,
                        Fan_out_src_reg, Fan_out_size_reg, Rset_hit_fnd_flg,
                        Hit_fnd_flag);

// The Multiple-response resolver inspects in parallel several bits of
// Grr_hit_list on the negative edge of Clock while Decrmt_enbl is asserted.
// Reset_ctr loads the resolver's scan registers with the top location of each
// respective segment of the Hit-list. If any of the current inspected bits are set,
// Hit_fnd_flag is asserted. The vector and the size (no. of gates) for the fan-out
// list of the segment which has been granted permission, is loaded into
// Fan_out_src_reg and Fan_out_size_reg, respectively. Scanning halts for all
// registers awaiting permission. Permission is arbitrarily granted to a segment on
// the positive edge of Rset_hit_fnd_flg which is externally controlled. For
// registers that have not found a hit, a new bit is inspected on the negative edge
// of Clock. Scanning terminates when all bits have been inspected or reset to zero.
// This condition is indicated by End_scan_flag.//

parameter Grr_mem_size=8191;
parameter Vectr_tbl_adr_reg_bits=13;
parameter Fanout_hdr_tbl_wdth=13;
parameter Max_fan_out=7;
parameter Inp_bnk_size=16383;

input Reset_ctr, Rset_hit_fnd_flg, Clk;
input [Grr_mem_size:0] Grr_hit_list;

input Decrmt_enbl;

output End_scan_flag;
reg End_scan_flag;

output Hit_fnd_flag;
reg Hit_fnd_flag;

output Fan_out_src_reg;
reg [Vectr_tbl_adr_reg_bits:0] Fan_out_src_reg;

output Fan_out_size_reg;
reg [Max_fan_out:0] Fan_out_size_reg;

reg [Fanout_hdr_tbl_wdth:0] Fan_out_hdr_tbl [0:Inp_bnk_size];
```

```
reg[Max_fan_out:0] Fan_out_size_tbl[0:Inp_bnk_size];  
reg[Grr_mem_size:0] Hit_1st_buffr;
```

```
reg Hit_fnd_ORed_flg,Tst_or_bit,Mpl_scan_enbl;
```

```
integer Num_hits,Num_hits_ratio,Start_time,Finish_time;
```

```
reg decrmt_enbl1,decrmt_enbl2,decrmt_enbl3,decrmt_enbl4,mem_access;  
reg decrmt_enbl5,decrmt_enbl6,decrmt_enbl7,decrmt_enbl8;
```

```
-----  
reg decrmt_enbl25,decrmt_enbl26,decrmt_enbl27,decrmt_enbl28;  
reg decrmt_enbl29,decrmt_enbl30;
```

```
//These registers enable a segment to be scanned when asserted. This program  
assumes that the list is divided into 30 equalled size segments.//
```

```
integer c1,c2,c3,c4,c5,c6,c7,c8;
```

```
-----  
integer c25,c26,c27,c28,c29,c30,Total;
```

```
[Vectr_tbl_adr_reg_bits:0] pos1,pos2,pos3,pos4,pos5,pos6,pos7,pos8;
```

```
-----  
reg[Vectr_tbl_adr_reg_bits:0] pos25,pos26,pos27,pos28,pos29,pos30;
```

```
// These are the scan registers for each segment.//
```

```
parameter upr_lt1= 149;  
parameter lwr_lt1= 0;  
parameter upr_lt2= 299;  
parameter lwr_lt2= 150;  
parameter upr_lt3= 449;  
parameter lwr_lt3= 300;  
parameter upr_lt4= 599;  
parameter lwr_lt4= 450;  
parameter upr_lt5= 749;  
parameter lwr_lt5= 600;  
parameter upr_lt6= 899;  
parameter lwr_lt6= 750;
```

```
-----  
parameter upr_lt27= 4049;  
parameter lwr_lt27= 3900;  
parameter upr_lt28= 4199;  
parameter lwr_lt28= 4050;  
parameter upr_lt29= 4349;  
parameter lwr_lt29= 4200;  
parameter upr_lt30= 4392;  
parameter lwr_lt30= 4350;
```

```
// These parameters define the upper and lower limits of the segments of the  
Group-test Hit list.//
```

```
initial
```

```
begin
```

```
pos1=upr_lt1;  
pos2=upr_lt2;  
pos3=upr_lt3;  
pos4=upr_lt4;  
pos5=upr_lt5;  
pos6=upr_lt6;
```

```
-----  
pos27=upr_lt27;  
pos28=upr_lt28;  
pos29=upr_lt29;
```

```
pos30=upr_lt30;
```

```
decrmt_enbl1=1;
```

```
decrmt_enbl2=1;
```

```
decrmt_enbl3=1;
```

```
decrmt_enbl4=1;
```

```
decrmt_enbl5=1;
```

```
decrmt_enbl6=1;
```

```
decrmt_enbl7=1;
```

```
-----
```

```
decrmt_enbl27=1;
```

```
decrmt_enbl28=1;
```

```
decrmt_enbl29=1;
```

```
decrmt_enbl30=1;
```

```
c1=0;
```

```
c2=0;
```

```
c3=0;
```

```
c4=0;
```

```
c5=0;
```

```
c6=0;
```

```
-----
```

```
c27=0;
```

```
c28=0;
```

```
c29=0;
```

```
c30=0;
```

```
mem_access=1;
```

```
end
```

```
initial $readmemh("Fanout.dat", "Fan_out_hdr_tbl);
```

```
//The file Fanout.dat contains the vectors for the start of the fan-out lists for  
every gate in the circuit being simulated.//
```

```
initial $readmemh("Fansize.dat", "Fan_out_size_tbl);
```

```
//The file Fansize.dat specifies the size of the fan-out lists for each gate being  
simulated.//
```

```
initial forever
```

```
begin
```

```
  (Reset_ctr)
```

```
  (Reset_ctr)
```

```
  begin
```

```
    Num_hits=0;
```

```
    Hit_lst_buffr=Grr_hit_list;
```

```
    Tst_or_bit=Grr_hit_list;
```

```
    $display("OR Check=%b", Tst_or_bit);
```

```
    End_scan_flag=0;
```

```
    Hit_fnd_flag=0;
```

```
    Hit_fnd_ORed_flg=1;
```

```
    pos1=upr_lt1;
```

```
    pos2=upr_lt2;
```

```
    pos3=upr_lt3;
```

```
    pos4=upr_lt4;
```

```
    pos5=upr_lt5;
```

```
    pos6=upr_lt6;
```

```
    -----
```

```
    pos27=upr_lt27;
```

```
    pos28=upr_lt28;
```

```
    pos29=upr_lt29;
```

```
    pos30=upr_lt30;
```

```
    decrmt_enbl1=1;
```

```
    decrmt_enbl2=1;
```

```
    decrmt_enbl3=1;
```

```
    decrmt_enbl4=1;
```

```
    decrmt_enbl5=1;
```

```
    decrmt_enbl6=1;
```

```
-----  
decrmt_enbl27=1;  
decrmt_enbl28=1;  
decrmt_enbl29=1;  
decrmt_enbl30=1;  
-----
```

```
c1=0;  
c2=0;  
c3=0;  
c4=0;  
c5=0;  
c6=0;  
-----  
c27=0;  
c28=0;  
c29=0;  
c30=0;
```

```
mem_access=1;
```

```
mem_access=1;  
$display("Initialisation seq executed");  
Start_time=$time;  
end
```

```
always @(posedge Decrmt_enbl)  
begin  
    Mpl_scan_enbl=1;  
end
```

```
always @(posedge Rset_hit_fnd_flg)  
begin  
    Hit_fnd_flg=0;  
    mem_access=1;  
end
```

```
always @ (negedge Clk)  
begin  
    if (! End_scan_flg)  
    begin  
        Hit_fnd_ORed_flg=|Hit_1st_buffr;  
  
        if (! Hit_fnd_ORed_flg)  
        begin  
            End_scan_flg=1;  
            Mpl_scan_enbl=0;  
        end  
    end
```

```
if ((Mpl_scan_enbl) && ( Hit_fnd_ORed_flg))  
begin  
    if (decrmt_enbl1)  
    begin  
        if (Hit_1st_buffr[pos1]==1)  
        begin  
            Hit_1st_buffr[pos1]=0;  
            decrmt_enbl1=0;  
            if (!mem_access )  
            begin  
                c1=c1+1;  
                $display("Clash1 c1=%d",c1);  
            end  
            wait(mem_access);  
            mem_access=0;  
            Num_hits=Num_hits + 1;  
            Fan_out_size_reg=Fan_out_size_tbl[pos1];
```

```
Fan_out_src_reg=Fan_out_hdr_tbl[pos1];
Hit_fnd_flag=1;
Hit_lst_buffr[pos1]=0;
```

```
if (pos1 > lwr_lt1)
begin
pos1=pos1-1;
decrmt_enbl1=1;
end
```

end

```
else
begin
if (pos1 > lwr_lt1)
begin
pos1=pos1-1;
end
else
decrmt_enbl1=0;
end
end
```

```
-----
if (decrmt_enbl30)
begin
if (Hit_lst_buffr[pos30]==1)
begin
Hit_lst_buffr[pos30]=0;
decrmt_enbl30=0;
if (!mem_access)
begin
c30=c30+1;
$display("Crash30 c30=%d",c30);
end
wait(mem_access);
mem_access=0;

Num_hits=Num_hits + 1;
Fan_out_size_reg=Fan_out_size_tbl[pos30];
Fan_out_src_reg=Fan_out_hdr_tbl[pos30];
Hit_fnd_flag=1;
Hit_lst_buffr[pos30]=0;

if (pos30 > lwr_lt30)
begin
pos30=pos30-1;
decrmt_enbl30=1;
end

end
else
begin
if (pos30 > lwr_lt30)
begin
pos30=pos30-1;
end
else
decrmt_enbl30=0;
end
end
```

end

end

```
always @(posedge End_scan_flag)
```



```
begin
Finish_time=$time;
end
endmodule
```

## Fan-out Generator module

**Description:** When a hit has been detected in the Group-test Hit list. The address within the scan register selects a vector (from the Fan-out hdr table) which locates the start of a fan-out list for the current active gate. The address register of this module is loaded with the address of the header of the fan-out list. The size of this fan-out list and the updated signal value to be transmitted is also conveyed to the module. The module proceeds to affect all changes in the fan-out lists.

```
module Fan_out_gen(Fan_out_load,Fan_out_gen_flg,Reset_gen,Update_val_in,
                  Clock,Update_val_out,Fan_out_size_reg,
                  Fan_out_adr_reg,Out_adr_reg);
```

The address in **Fan\_out\_vector\_tbl** of the header of the Fan-out list and the number of fan-out elements, are contained in **Fan\_out\_adr\_reg** and **Fan\_out\_size\_reg** respectively. These are loaded on the positive edge of **Fan\_out\_load**. On the successive negative edge(s) of **Clock** the address of a fan-out wire is generated in **Out\_adr\_reg**. The end of a fan-out list is indicated when **Fan\_out\_gen\_flg** is set. This flag is cleared by the positive edge of **Reset\_gen**. The signal value to be conveyed to the fan-out list is transferred to and transmitted by the module in **Update\_val\_in** and **Update\_val\_out**, respectively.//

```
parameter Vectr_tbl_wrd_size = 13;
parameter Vectr_tbl_size = 16383;
parameter Inp_val_wdth=2;
parameter Max_fan_out=7;
parameter Vectr_tbl_adr_size=13;
```

```
input Fan_out_load,Reset_gen,Clock;
input [Inp_val_wdth:0] Update_val_in;
output [Max_fan_out:0] Fan_out_size_reg;
output [Vectr_tbl_adr_size:0] Fan_out_adr_reg;
```

```
output Fan_out_gen_flg;
reg Fan_out_gen_flg;
```

```
output [Inp_val_wdth:0] Update_val_out;
reg [Inp_val_wdth:0] Update_val_out;
```

```
output [Vectr_tbl_wrd_size:0] Out_adr_reg;
reg [Vectr_tbl_wrd_size:0] Out_adr_reg;
```

```
reg[Vectr_tbl_wrd_size:0] Fan_out_vector_tbl[0:Vectr_tbl_size];
```

```
reg[Vectr_tbl_wrd_size:0] List_pos;
```

```
reg[Max_fan_out:0] Counter;
```

```
initial $readmemh("Fanvcr.dat", Fan_out_vector_tbl);
//Fanvcr.dat contains the vectors of the signals in the fan-out lists for every
gate.//
```

```
initial forever
begin
@(Reset_gen)
```

```

if (Reset_gen)
begin
Fan_out_gen_flg=0;
end
end

```

```

always @(posedge Fan_out_load)
begin
if (!Reset_gen)
begin
Counter=Fan_out_size_reg;
List_pos=Fan_out_adr_reg;
Update_val_out=Update_val_in;
Fan_out_gen_flg=1;
end
end

```

```

always @(negedge Clock)
begin
if (!Reset_gen && Fan_out_gen_flg)
begin
if (Counter>0)
begin
Out_adr_reg=Fan_out_vector_tbl[List_pos];
List_pos=List_pos+1;
Counter=Counter-1;
end
else
Fan_out_gen_flg=0;
end
end
endmodule

```

## Input-value Bank

**Description:** The bank contains the current values of all the signals in the circuit. Each location in the bank corresponds to a wire. Since a word at any location is 3 bits wide, up to 8-valued logic can be simulated (this can be augmented by increasing the word width). The current value of any wire is shifted from this bank into Array\_1b when time is incremented. This is done in parallel. Only wire values that have changed in the current time interval are updated.

```

module Input_val_bank(Inp_val_reg, Adr_reg,Clock,Shft_enbl,Wrt_enbl,
                      Out_buffr_reg);
//Inp_val_reg contains the new value of a signal(i.e. word) in Inp_val_ary. The
location of the wire is specified in Adr_reg and the write operation takes effect
on the negative edge of Clock if Wrt_enbl is asserted. If Shft_enbl is asserted
then the right-most bit of every location is shifted into the 1-bit column-
register Out_buffr_reg on the positive edge of Clock. All shifted bits are also
written into the right-most bit of Inp_val_ary (i.e a rotation); thus all current
values have been retained after the shifting out process. //

parameter Inp_val_width=2;
parameter Adr_reg_bits=13;
parameter Inp_bnk_size=16383;
parameter Lsr7552_Inp_bnk_size=8784;

input Clock,Shft_enbl,Wrt_enbl;
input[Inp_val_width:0] Inp_val_reg;
input[Adr_reg_bits:0] Adr_reg;

output[Inp_bnk_size:0] Out_buffr_reg;
reg [Inp_bnk_size:0] Out_buffr_reg;

reg [Inp_val_width:0] Inp_val_ary[0:Inp_bnk_size];
reg [Inp_val_width:0] Temp_reg;
reg Temp_bit;

integer Inp_ary_idx,i;

initial $readmemb("Inpval.dat",Inp_val_ary);
//Inpval.dat is the file which initialises the current input values of all gates
in the simulated circuit. All values are assigned 'Unknown' logic values except
those primary inputs which are assigned logic '0' or '1'//

always @(posedge Clock)
begin
    if (Shft_enbl)
    begin
        for (Inp_ary_idx=0; Inp_ary_idx<=Lsr7552_Inp_bnk_size;
              Inp_ary_idx=Inp_ary_idx+1)
        begin
            Temp_reg=Inp_val_ary[Inp_ary_idx];
            Temp_bit=Temp_reg[0];
            Out_buffr_reg[Inp_ary_idx]=Temp_bit;
            Temp_reg[1:0]=Temp_reg[Inp_val_width:1];
            Temp_reg[Inp_val_width]=Temp_bit;
            Inp_val_ary[Inp_ary_idx]=Temp_reg;
        end
        $display("(shft)time=%d", $time);
    end
end
else

```

```

if (Wrt_enbl)
  begin
    Inp_val_ary[Adr_reg]=Inp_val_reg;
  end
end
endmodule

```

## The Sequence Logic of the APPLES Processor

```

parameter Nibl=3;
parameter Ary_la_width=7;
parameter Ary_lb_width=13;
parameter Ary_la_size=16383;
parameter Ary_lb_size=16383;
parameter Eval_ptrn_tbl_size=63;
parameter Eval_ptrn_vctr_tbl_size=31;
parameter Num_tst_width=7;
parameter Num_tst_ptrn_tbl_size=31;
parameter Gate_maskla_tbl_size=31;
parameter Gate_inptla_tbl_size=31;
parameter Trr_ptrn_tbl_size=31;
parameter Grr_ptrn_tbl_size=31;
parameter Out_val_tbl_size=31;

parameter Wlr_wrdsz=31;
parameter Trr_width_spec=2;
parameter Trr_word_size=7;
parameter Grr_mem_size=8191;
parameter Grr_width_spec=2;
parameter Grr_word_size=7;
parameter Iu_word_size=7;
parameter Iu_width_spec=2;
parameter Vectr_tbl_adr_reg=13;
parameter Max_fan_out=7;
parameter Inp_val_width=2;
parameter Vectr_tbl_adr_size=16383;

parameter Index_reg_width=7;
parameter Num_tst_seq=12; //No of gates X No Transitions
parameter Num_tst_cnt_width=3;
parameter Init_shift_val=3;
parameter Shift_cnt_width=3;

wire Clock;
wire[Ary_la_size:0] Wrd_ln_activ_lst,Trr_bnk_inp_reg;
wire[Ary_lb_size:0] Inval_unit_out_reg;
wire[Grr_mem_size:0] Grr_bnk_inp_reg,Grr_bnk_hit_lst;
wire[Max_fan_out:0] Mrr_unit_fan_out_size_reg;
wire[Vectr_tbl_adr_reg:0] Mrr_unit_fan_out_src_reg;
wire[Inp_val_width:0] Fo_gen_unit_val_out;
wire[Vectr_tbl_adr_size:0] Fo_gen_unit_out_adr_reg;

reg Tst_seq_strt;
reg e0,e1,e2,e3,e4,e5,e6,e7,e8,e9,e10,e11,e12,e13,e14,
    e15,e16,e16a,e16b,e17,e18,e19,e20,e21,e22,e23,e24,e25,e26,e27,e28,e29,
    Deact_srchl,Gate_eval_init_proc;

reg[Index_reg_width:0] Ept_i,Epvt_i,Ntpt_i,Gmlat_i,Gilat_i,
    Tpt_i,Grit_i,Grmt_i,Ovt_i;

reg[Wlr_wrdsz:0] Eval_ptrn_tbl[0:Eval_ptrn_tbl_size];
reg[Wlr_wrdsz:0] Eval_ptrn_vctr_tbl[0:Eval_ptrn_vctr_tbl_size];
reg[Num_tst_width:0] Num_tst_ptrn_tbl[0:Num_tst_ptrn_tbl_size];
reg[Ary_la_width:0] Gate_maskla_tbl[0:Gate_maskla_tbl_size];
reg[Ary_la_width:0] Gate_inptla_tbl[0:Gate_inptla_tbl_size];
reg[Trr_word_size:0] Trr_ptrn_tbl[0:Trr_ptrn_tbl_size];
reg[Grr_word_size:0] Grr_inpt_tbl[0:Grr_ptrn_tbl_size];

```

```
reg[Grr_word_size:0] Grr_bnk_tbl[0:Grr_ptrn_tbl_size];
reg[Inp_val_wdth:0] Out_tbl[0:Out_val_tbl_size];

reg[Grr_word_size:0] Grr_bnk_search_reg,Grr_bnk_mask_reg;

reg[Grr_wdth_spec:0] Grr_bnk_wrt_pos;

reg[Trr_wdth_spec:0] Trr_bnk_wrt_pos;
reg[Trr_word_size:0] Trr_rslt_act_reg,Trr_rslt_act_and_0;

reg[Iu_word_size:0] Inval_unit_adr_reg;
reg[Iu_wdth_spec:0] Fo_gen_unit_val_in,Inval_unit_in_reg;

reg Search_ary_1a,Write_enbl_1a,Ary_1b_wrt_enbl,Wlr_bnk_search_enbl,Shft_ary_1b,
Ary_1b_rd_enbl,Trr_bnk_wrt_enbl,Trr_bnk_comb_enbl,Trr_bnk_rset,
Grr_bnk_search_enbl,Grr_bnk_wrt_enbl,Mrr_unit_rset,Mrr_unit_decrmt_enbl,
Mrr_unit_rset_hit_fnd_flg,Fo_gen_unit_load,Fo_gen_unit_rset,
Inval_unit_shft_enbl,Inval_unit_wrt_enbl;

reg[Ary_1a_wdth:0] Inp_reg1a, Mask_reg1a,Adr_reg1a;

reg[Wlr_wrdsz:0] Inp_reg_1b,Search_reg_1b,Mask_reg_1b;

reg[Ary_1b_adr_reg_wdth:0] Adr_reg_1b;

[Num_tst_cnt_wdth:0] Num_tst_cnt;

reg[Shft_cnt_wdth:0] Shft_cnt;

Ary_1a Gate_id_bnk(Inp_reg1a,Mask_reg1a,Adr_reg1a,Clock,
Search_ary_1a,Write_enbl_1a, Wrd_ln_activ_1st);

Ary_1b Wrd_ln_reg_bnk(Search_reg_1b, Mask_reg_1b,Adr_reg_1b,
Inp_reg_1b,Out_reg_1b,Trr_bnk_inp_reg,Shft_ary_1b,
Wlr_bnk_search_enbl,Ary_1b_wrt_enbl,Ary_1b_rd_enbl,
Clock,Inval_unit_out_reg,Wrd_ln_activ_1st);

Tst_rslt_reg_bank Trr_bnk(Trr_bnk_inp_reg,Trr_bnk_wrt_enbl,Trr_bnk_comb_enbl,
Clock,Grr_bnk_inp_reg,Trr_rslt_act_reg,
Trr_bnk_wrt_pos,Trr_bnk_rset);

Trr_rslt_reg_bank Grr_bnk(Grr_bnk_inp_reg,Grr_bnk_mask_reg,
Grr_bnk_search_reg,Clock,Grr_bnk_search_enbl,
Grr_bnk_wrt_enbl,Grr_bnk_wrt_pos,Grr_bnk_hit_1st);

Multiple_res_res Mrr_unit(Grr_bnk_hit_1st,Clock,Mrr_unit_rset,
Mrr_unit_end_scan_flg,Mrr_unit_decrmt_enbl,
Mrr_unit_fan_out_src_reg,
Mrr_unit_fan_out_size_reg,
Mrr_unit_rset_hit_fnd_flg,
Mrr_unit_hit_fnd_flag);

Fan_out_gen Fo_gen_unit(Fo_gen_unit_load,Fo_gen_unit_flg,Fo_gen_unit_rset,
Fo_gen_unit_val_in,Clock,Fo_gen_unit_val_out,
Mrr_unit_fan_out_size_reg,Mrr_unit_fan_out_src_reg,
Fo_gen_unit_out_adr_reg);

Input_val_bank Inval_unit(Fo_gen_unit_val_out,Fo_gen_unit_out_adr_reg,Clock,
Inval_unit_shft_enbl,Inval_unit_wrt_enbl,
Inval_unit_out_reg);

Ck_gen Clk_unit(Clock);

integer i,Tst_num,iter_cnt;
```

```

initial
begin
$display("Initialisation commencing.");
$readmemb("Ep_tbl.dat", Eval_ptrn_tbl);
$display("Ep_tbl.dat loaded.");
$readmembh("Epv_tbl.dat", Eval_ptrn_vctr_tbl);
$display("Epv_tbl.dat loaded.");
$readmembh("Ntp_tbl.dat", Num_tst_ptrn_tbl);
$display("Ntp_tbl.dat loaded.");
$readmemb("Gila_tbl.dat", Gate_inptla_tbl);
$display("Gila_tbl.dat loaded.");
$readmembh("Gmla_tbl.dat", Gate_maskla_tbl);
$display("Gmla_tbl.dat loaded.");
$readmembh("Tp_tbl.dat", Trr_ptrn_tbl);
$display("Tp_tbl.dat loaded.");
$readmembh("Gi_tbl.dat", Grr_inpt_tbl);
$display("Gi_tbl.dat loaded.");
$display("Gi_tbl.dat loaded.");
$readmembh("Gm_tbl.dat", Grr_mask_tbl);
$display("Gm_tbl.dat loaded.");
$readmembh("Ov_tbl.dat", Out_val_tbl);
$display("Ov_tbl.dat loaded.");
$display("Table initialisation sequence completed");

```

```

Gate_eval_init_proc=1;
iter_cnt=0;
Num_tst_cnt=Num_tst_seq;
Inval_unit_shft_enbl=0;
Ept_i=8'h00; Epvt_i=8'h00; Ntpt_i=8'h00;
Gmlat_i=8'h00; Gilat_i=8'h00; Tpt_i=8'h00;
Grit_i=8'h00; Grmt_i=8'h00; Ovt_i=8'h00;
end

```

```

always @(negedge Clock)
if (Gate_eval_init_proc)
begin
$display("Gate_eval_init_proc @ time=%d", $time);
iter_cnt=iter_cnt+1;
$display("Iteration count=%d", iter_cnt);
Gate_eval_init_proc=0;
Deact_srchl=0;

```

```

e0=0; e1=0; e2=0; e3=0; e4=0; e5=0; e6=0;
e7=0; e8=0; e9=0; e10=0; e11=0; e12=0; e13=0;
e14=0; e15=0; e16=0; e16a=0; e16b=0; e17=0;
e18=0; e19=0; e20=0; e21=0; e22=0;

```

```

Inp_regla=Gate_inptla_tbl[Gilat_i];
Mask_regla=Gate_maskla_tbl[Gmlat_i];
Tst_num=Num_tst_ptrn_tbl[Ntpt_i];
Ept_i=Eval_ptrn_vctr_tbl[Epvt_i];
Mrr_unit_decrmt_enbl=0;
Tst_seq_strt=1;
Wlr_bnk_search_enbl=0;
Inval_unit_wrt_enbl=0;
end

```

```

always @(posedge Clock)
begin
if (Tst_seq_strt)
begin
Trr_bnk_rset=1;
Search_ary_la=1;
e0=1;
Tst_seq_strt=0;
end
end

```

```
always @(negedge Clock)
begin
if (e0)
begin
e0=0;
Deact_srchl1a=1;
end
end
```

```
always @(posedge Clock)
begin
if (Deact_srchl1a)
begin
Trr_bnk_rset=0;
Deact_srchl1a=0;
Search_ary_1a=0;
e1=1;
i=Trr_word_size;
end
end
```

```
always @(negedge Clock)
begin
if (e1)
begin
e1=0;
e2=1;
end
end
```

```
always @(posedge Clock)
begin
if (e2)
begin
Wlr_bnk_search_enbl=1;
Search_reg_1b=Eval_ptrn_tbl[Ept_i];
Mask_reg_1b=Eval_ptrn_tbl[Ept_i+1];
e2=0;
e3=1;
end
end
```

```
always @(negedge Clock)
begin
if (e3)
begin
e3=0;
e4=1;
end
end
```

```
always @(posedge Clock)
begin
if (e4)
begin
Trr_bnk_wrt_enbl=1;
Trr_bnk_wrt_pos=i;
Wlr_bnk_search_enbl=0;
e4=0;
e5=1;
end
end
```

```

always @(negedge Clock)
begin
  if (e5)
    begin
      e5=0;
      e6=1;
    end
  end
end

```

```

always @(posedge Clock)
begin
  if (e6)
    begin
      Tst_num=Tst_num-1;
      i=i-1;
      e6=0;
      if (Tst_num> 0)
        begin
          e1=1;
          Ept_i=Ept_i+2;
          $display("Ept_i (updated)=%d",Ept_i);
          Trr_bnk_wrt_enbl=0;
        end
      else
        begin
          Trr_bnk_wrt_enbl=0;
          i=Trr_word_size;
          Trr_rslt_act_neg=Trr_ptrn_tbl[Ept_i];
          Tst_num=Num_tst_ptrn_tbl[Ntpt_i];
          e7=1;
        end
      end
    end
  end
end

```

```

always @(negedge Clock)
begin
  if (e7)
    begin
      e7=0;
      e8=1;
    end
  end
end

```

```

always @(posedge Clock)
begin
  if (e8)
    begin
      Trr_bnk_comb_enbl=1;
      Trr_bnk_wrt_pos=i;
      e8=0;
      e9=1;
      $display("Commencement of TRR tests for Gate type=%b",Inp_regla,"at
        time=%d", $time);
    end
  end
end

```

```

always @(negedge Clock)
begin
  if (e9)
    begin
      e9=0;
      e10=1;
    end
  end
end

```



```
always @(posedge Clock)
```

```
begin
```

```
if (e10)
```

```
begin
```

```
Trr_bnk_comb_enbl=0;
```

```
Grr_bnk_wrt_enbl=1;
```

```
Grr_bnk_wrt_pos=i;
```

```
e10=0;
```

```
e11=1;
```

```
end
```

```
end
```

```
always @(negedge Clock)
```

```
begin
```

```
if (e11)
```

```
begin
```

```
e11=0;
```

```
e12=1;
```

```
end
```

```
end
```

```
always @(posedge Clock)
```

```
begin
```

```
if (e12)
```

```
begin
```

```
Tst_num=Tst_num-1;
```

```
i=i-1;
```

```
e12=0;
```

```
if (Tst_num>0)
```

```
begin
```

```
e9=1;
```

```
Trr_bnk_comb_enbl=1;
```

```
Trr_bnk_wrt_pos=i;
```

```
Grr_bnk_wrt_enbl=0;
```

```
end
```

```
else
```

```
begin
```

```
e13=1;
```

```
Grr_bnk_wrt_enbl=0;
```

```
end
```

```
end
```

```
end
```

```
always @(negedge Clock)
```

```
begin
```

```
if (e13)
```

```
begin
```

```
e13=0;
```

```
e14=1;
```

```
$display("Termination of Trr tests for Gate type=%b",Inp_reg1a,"at  
time=%d", $time);
```

```
end
```

```
end
```

```
always @(posedge Clock)
```

```
begin
```

```
if (e14)
```

```
begin
```

```
Grr_bnk_search_reg=Grr_inpt_tbl[Grit_i];
```

```
Grr_bnk_mask_reg=Grr_mask_tbl[Grmt_i];
```

```
Grr_bnk_search_enbl=1;
```

```
Fo_gen_unit_rset=1;
```

```
e14=0;
```

```
e15=1;
```

```
end
```

```
end
```

```
always @(negedge Clock)
begin
  if (e15)
    begin
      e15=0;
      e16=1;
    end
  end
end
```

```
always @(posedge Clock)
begin
  if (e16)
    begin
      Mrr_unit_rset=1;
      e16=0;
      e16a=1;
    end
  end
end
```

```
always @(negedge Clock)
begin
  if (e16a)
    begin
      Mrr_unit_rset=0;
      e16a=0;
      e16b=1;
    end
  end
end
```

// Propagate values to gates affected in fan\_out lists.

```
always @(posedge Clock)
begin
  if (e16b)
    begin
      Grr_bnk_searcht_enbl=0;
      Mrr_unit_decrmt_enbl=1;
      Fo_gen_unit_rset=0;
      Fo_gen_unit_val_in=Out_val_tbl[Ovt_i];
      e16b=0;
      e17=1;
      $display("Start of fanout list at time=%d", $time);
    end
  end
end
```

```
always @(negedge Clock)
begin
  if (e17)
    begin
      Fo_gen_unit_load=0;
      e17=0;
      e18=1;
    end
  end
end
```

```
always @(posedge Clock)
begin
  if (e18)
    begin
      if (Mrr_unit_hit_fnd_flag)
        begin
          Fo_gen_unit_load=1;
          e18=0;
          e19=1;
        end
      end
    end
end
```

```
else
  if ((!Mrr_unit_hit_fnd_flg) & (Mrr_unit_end_scan_flg))
    begin
      e18=0;
      e22=1;
      Mrr_unit_decrmt_enbl=0;
    end

  end

end

always @(negedge Clock)
begin
  if (e19)
    begin
      Fo_gen_unit_load=0;
      Inval_unit_wrt_enbl=1;
      Mrr_unit_rset_hit_fnd_flg=0;
      e19=0;
      e20=1;
    end
  end

  always @(posedge Clock)
  begin
    if (e20)
      begin
        if ( ! Fo_gen_unit_flg )
          begin
            if (! Mrr_unit_end_scan_flg)
              begin
                Mrr_unit_rset_hit_fnd_flg=1;
                Inval_unit_wrt_enbl=0;
                e20=0;
                e21=1;
              end
            else
              begin
                Inval_unit_wrt_enbl=0;
                e20=0;
                e22=1;
              end
            end
          end
        end

      end

    end

  always @(negedge Clock)
  begin
    if (e21)
      begin
        e18=1;
        e21=0;
      end
    end

  always @(negedge Clock)
  begin
    if (e22)
      begin
        e22=0;
        e23=1;
        Epvt_i=Epvt_i+1; Ntpt_i=Ntpt_i+1;
        Gmlat_i=Gmlat_i+1; Gilat_i=Gilat_i+1;
      end
    end
  end
end
```

```

Tpt_i=Tpt_i+1;
Grit_i=Grit_i+1; Grmt_i=Grmt_i+1;
Ovt_i=Ovt_i+1;

```

```

$display("Termination of Fan out update, time=%d", $time);

```

```

end

```

```

end

```

```

always @(posedge Clock)

```

```

begin

```

```

if (e23)

```

```

begin

```

```

e23=0;

```

```

Num_tst_cnt=Num_tst_cnt-1;

```

```

if (Num_tst_cnt==0)

```

```

begin

```

```

e24=1;

```

```

end

```

```

else

```

```

Gate_eval_init_proc=1;

```

```

end

```

```

end

```

```

always @(negedge Clock)

```

```

begin

```

```

if (e24)

```

```

begin

```

```

$display("E24 attained,End of fanout update. ");

```

```

$display("-----");

```

```

Inval_unit_shft_enbl=1;

```

```

Shft_cnt=Init_Shft_val;

```

```

e24=0;

```

```

e25=1;

```

```

end

```

```

end

```

```

// Input_val_bank is +ve edge triggered. Thus next block is -ve edge.

```

```

always @(posedge Clock)

```

```

begin

```

```

if (e25)

```

```

begin

```

```

$display("E25 attained ");

```

```

Shft_ary_1b=1;

```

```

e25=0;

```

```

e26=1;

```

```

end

```

```

end

```

```

always @(negedge Clock)

```

```

begin

```

```

if(e26)

```

```

begin

```

```

$display("E26 attained ");

```

```

Shft_cnt=Shft_cnt-1;

```

```

if (Shft_cnt==0)

```

```

begin

```

```

e26=0;

```

```

Inval_unit_shft_enbl=0;

```

```

e27=1;

```

```

end

```

```

end

```

```

end

```

```

always @(posedge Clock)

```

```

begin

```

```

if (e27)

```

```

begin

```

```
Shift_ary_1b=0;
```

```
e27=0;
```

```
e28=1;
```

```
end
```

```
end
```

```
always @(negedge Clock)
```

```
begin
```

```
if (e28)
```

```
begin
```

```
e28=0;
```

```
e29=1;
```

```
end
```

```
end
```

```
always @(posedge Clock)
```

```
begin
```

```
if (e29)
```

```
begin
```

```
Gate_eval_init_proc=1;
```

```
Num_tst_cnt=Num_tst_seq;
```

```
Ept_i=8'h00; Epvt_i=8'h00; Ntpt_i=8'h00;
```

```
Gmlat_i=8'h00; Gilat_i=8'h00; Tpt_i=8'h00;
```

```
Grit_i=8'h00; Grmt_i=8'h00; Ovt_i=8'h00;
```

```
e29=0;
```

```
end
```

```
end
```

```
endmodule
```

```
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
```

Further simulations were carried out, again with a Verilog model of APPLES simulated 4 ISCAS-85 benchmarks, C7552(4392 gates), C2670(1736 gates), C1908(1286 gates), C880(622 gates) using a unit delay model. Each was exercised with 10 random input vectors over a time period ranging from 1,000 to 10,000 machine cycles. Statistics were gathered as the number of scan registers varied from 1 to 50. The Speedup relative to the number of scan registers is shown in Table 1.

	No. Scan Registers					No. Scan Registers			
	1	15	30	50		1	15	30	50
C7552	1	12.5	19.9	24.3	1	13.6	24.3	29.6	
C2670	1	9.7	13.8	15.9	1	12.5	20.0	25.1	
C1908	1	8.4	10.8	11.8	1	11.8	17.3	20.9	
C880	1	7.8	8.3	9.7	1	11.1	12.6	15.9	
Speedup					Speedup(excl Fixed-size Overheads)				
(a)					(b)				

Table 1. Speedup Performance of Benchmarks

Table (1.a) demonstrates that in general the speedup increases with the number of scan registers. The fixed sized overheads of gate evaluation, shifting inputs etc, tends to penalise the performance for the smaller circuits with a large number of registers. A more balanced analysis is obtained by factoring out all fixed time overheads in the simulation results. This reflects the performance of realistic, large circuits where the fixed overheads will be negligible to the scan time. Table (1.b) details the results with this correction. As expected this correction has lesser affect on the larger bench mark circuits.

	Av. No. Cycles/Gate Processed			
	No. Scan Registers			
	1	15	30	50
C7552	154.6	11.3	6.4	5.2
C2670	101.9	8.0	5.1	3.9
C1908	86.9	6.8	5.1	3.9
C880	49.9	4.9	4.2	3.6

Table 2. Average No. of machine cycles per gate processed

Taking the corrected simulated performance statistics, Table (2) displays the average number of machine cycles expended to process a gate. The APPLES system detects intrinsically only active gates, no futile updates or processing is executed. The data takes into account the scan time between hits and the time to update the fan-out lists. As more registers are introduced the time between hits reduces and the gate update rate increases. Clashes happen and active gates are effectively queued in a fan-out/update pipeline. The speedup saturates when the fan-out/update rate, governed by the size of the average fan-out list, equals the rate at which they enter the pipeline.

The benchmark performance of the circuits also permits an assessment of the validity of the theory for the speedup presented in Eqts(7) and (4). From the speedup measurements in Table1.(b) the corresponding value for  $f_{av}$  was calculated using Eq(7). This value representing the average fan-out update time in machine cycles, should be constant regardless of the number of scan registers. Furthermore, for the evaluated benchmarks the fan-out ranged from 0 to 3 gates and the probability of a hit,  $Prob_{hit}$ , was found to be  $0.01 \pm 5\%$ . Within one and a half clock cycles it is possible to update 2 fan-out gates, therefore depending on the circuit  $f_{av}$  should be in the range 0.5 to 1.5. The calculated values  $f_{av}$  for are shown in Table 3.

	No. Scan Registers			
	15	30	50	$f_{av}$
C7552	0.41	0.35	0.88	0.55
C2670	0.52	0.79	1.26	0.86
C1908	0.77	1.21	1.32	1.10
C880	0.16	1.98	1.54	1.22

Table 3. The Average Fan-out Update Time (in machine cycles) for the Benchmarks

The values for  $f_{av}$  are in accord with the range expected for the fan-out of these circuits. The fluctuations in value across a row for  $f_{av}$ , where it should be constant are possibly due to the relatively small number of samples and size of circuits, where a small perturbation in the distribution of hits in the hit-list can affect significantly the speedup figures. In the case of C880, a 10% drop in speedup can effectively lead to a ten-fold increase in  $f_{av}$ .

The APPLES architecture is designed to provide a fast and flexible mechanism for logic simulation. The technique of applying test patterns to an associative memory culminates in a fixed time gate processing and a flexible delay model. Multiple scan registers provide an effective way of parallelising the fan-out up-dating procedure. This mechanism eliminates the need for conventional parallel techniques such as load balancing and deadlock avoidance or recovery. Consequently, parallel overheads are reduced. As more scan registers are introduced, the gate evaluation rate increases, ultimately being limited by the average fan-out list size per gate and consequently the memory bandwidth of fan-out list memory.

The APPLES architecture incorporates an alternative timing strategy which obviates the need for complex deadlock avoidance or recovery procedures and other mechanisms normally part of an event-driven simulation. The present invention has an overhead which is considerably less than conventional approaches and permits gate evaluation to be activated in memory. The reduction in processing overheads is manifest in improved speedup performance relative to other techniques.

A message passing mechanism inherent in the Chady-Misra algorithms has been replaced by a parallel scanning mechanism. This mechanism allows the fan-out/update procedure to be parallelised. As clashes occur gates are effectively put into a waiting queue which fills up an fan-out/update pipeline. Consequently as the pipeline fills up (with the increase number of scan registers), performance increases. The speedup reaches a limit when the new gates entering the queue equals the fan-out rate. Nevertheless, the speedup and the number of cycles per gate processed is considerably better than conventional approaches. The system also allows a wide range of delay models.



The bit-pattern gate evaluation mechanism in APPLES facilitates the implementation of simple and complex delay models as a series of parallel searches. Consequently,

5 the evaluation process is constant in time, being performed in memory. Effectively,  
there is a one to one correspondence between gate and processor (the gate word  
pairs). This fine grain parallelism allows maximum parallelism in the gate evaluation  
phase. Active gates are automatically identified and their fan-out lists updated through  
scanning a hit-list. This scanning mechanism is analogous to Communication  
10 overhead in typical parallel processing architectures, however, this scanning is  
amenable to parallelisation itself. Multiple scan-registers reduce the overhead time  
and enable the gate processing rate to be limited solely by the fan-out memory  
bandwidth. The substantial speedup of the logical simulation with the APPLES  
architecture is attained resulting in a gate processing rate of a few machine cycles.#

15 In this specification, the terms "comprise", "comprises" and "comprising" are used  
interchangeably with the terms "include", "includes" and "including", and are to be  
afforded the widest possible interpretation and vice versa.

20 The invention is not limited to the embodiments hereinbefore described which may be  
varied in both construction and detail.




Fig 1

Signal a (contents of corresponding word in Array 1b)  
Signal b (contents of corresponding word in Array 1b)

011100000...0  
11111111...1

Mask register (Array 1b)  
Input register (Array 1b)

111100000....0  
11110000.....0

### Inertial Delay Mechanism in the APPLES System

Fig 2




Fig 3




Fig 4

Any: Result-activator register[i]=0  
Group-result Input register[i]=1

Both: Result-activator register[i]=1  
Group-result Input register[i]=1

None: Result-activator register[i]=0  
Group-result Input register[i]=0

Result-activator register[i]=0; OR operation between  $i^{th}$  test bits of gate input pairs Test-result register  
Result-activator register[i]=1; AND operation between  $i^{th}$  test bits of gate input pairs Test-result register

Fig 5




Fig 6

Ambiguous Delay model (2 bits per time unit), Delay<sub>unit</sub> = M units,

Delay<sub>unit</sub> = N units, AND transition to logic '0'

First stage: Transition to Unknown state the Output assigned '11'

Test T1: Search-reg1b = xxx...11x...x  
Mask-reg1b = 0000...110...0

↑  
2M<sup>th</sup> bit position

Test T2: Search-reg1b = ...xx...00xx...x  
Mask-reg1b = ...000...1100...0

↑  
2(M+1)<sup>st</sup> bit position

Condition: Any input satisfying T1 and None satisfying T2

Thus:

Result-activator register = 00xxx  
Group-result input register = 10xxx

Second stage: Transition from Unknown state to logic 0

Test T1: Search-reg1b = xxx...11x...x  
Mask-reg1b = 0000...110...0

↑  
2N<sup>th</sup> bit position

Test T2: Search-reg1b = xxx...00xx...x  
Mask-reg1b = 000...1100...0

↑  
2(N+1)<sup>st</sup> bit position

Condition: Any input satisfying T1 and None satisfying T2

Thus:

Result-activator register = 00xxx  
Group-result input register = 10xxx

Hazard Detection: AND/OR gates, N-unit Pure delay,

Test T1: Search-reg1b = xx...01x...x  
Mask-reg1b = 0000...110...0

↑  
N<sup>th</sup> bit position

Test T2: Search-reg1b = xxxxx...10xx...x  
Mask-reg1b = 000000...110...0

↑  
N+1<sup>st</sup> bit position

Condition: Any input satisfying T1 and Any satisfying T2

Thus:

Result-activator register = 00xxx  
Group-result input register = 11xxx

**Bit Patterns for An Ambiguous Delay model and Hazard Detection**

Fig 7

No. Scan Registers	1	15	30	50
Circuit				
C7552	154.6	11.3	6.4	5.2
C2670	101.9	8.0	5.1	3.9
C1908	86.9	6.8	5.1	3.9

Average No. Cycles/Gate Processed

Cycles per Gate processed

Fig 8

No. Scan Registers	1	15	30	50	1	15	30	50
Circuit								
C7552	1	12.5	19.9	24.3	1	13.6	24.3	29.6
C2670	1	9.7	13.8	15.9	1	12.5	20.0	25.1
C1908	1	8.4	10.8	11.8	1	11.8	17.3	20.9

Speedup

Speedup (excl Fixed size Overheads)

Speedup as a function of Scan-registers.

Fig 9

Architecture	Synchronous		Asynchronous	
	Shared Memory	Distributed Memory	Shared Memory	Distributed Memory
Circuit				
Multiplier (4990 gates)	5.0/8	/	5.0/8, 5.8/14	/
H-FRISC (5060 gates)	3.7/8	/	7.0/8, 8.2/14	/
S15850 (9772 gates)	/	3.2/8	/	/
S13207 (7951 gates)	/	3.2/8	/	/
Adder (400 gates)	/	/	4.5/16, 6.5/32	/
QRS(1000 gates)	/	/	5.0/16, 7.0/32	/

Speedup Performance for Various Parallel Systems.

Notation a/b, where a=Speedup value, b=No. Processors.

Double entries denote two different systems of the same architecture

A Speedup comparison of other parallel architectures.

Fig 10

**THIS PAGE BLANK (USPTO)**